mira/thesis
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

post meeting notes

Browse source
This commit is contained in:
twoneis 2025-03-07 11:13:55 +01:00
parent d080a2352d
commit 7f2b60a622
1 changed files with 15 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

19
meetings.md
View file

@ -1,3 +1,14 @@
# 03-07
Goal: Breaking KASLR through TLB-based side channel attack
Status: Proposal draft and setting up machine
Progress:
- Messed up the machine configuration a bit and wasted time there (thanks Aleksandar for helping me out)
- glanced over need for google kernelCTF kernel
TODO: check if module rwx can be used because that would be much easier and commonly enabled
- messed up some things in grub -> using VM now because that caused long recovery times (had to sync up with aleksandar)
- Wrote proposal draft
Stuck on: Not really stuck but getting the kernel and options right is taking more time than expected.
# 02-28 # 02-28
Daily supervisor: Dyon Daily supervisor: Dyon
Goal: Breaking KASLR through TLB-based side channel attack Goal: Breaking KASLR through TLB-based side channel attack
@ -8,7 +19,7 @@ Progress:
- but: maybe further input needed here which one is desireable target - but: maybe further input needed here which one is desireable target
- strict module rwx => can leak heap (excluding cred and less reliable pipe-buffer) and page tables - strict module rwx => can leak heap (excluding cred and less reliable pipe-buffer) and page tables
- virtual heap => can leak heap (including cred) reliably - virtual heap => can leak heap (including cred) reliably
- Go with heap => cred one of the most interesting TODO: Go with heap => cred one of the most interesting
- virtual stack => can leak kernel stack - virtual stack => can leak kernel stack
- Forgot about research proposal, message herbert - Forgot about research proposal, message herbert
@ -19,7 +30,7 @@ Status:
Progress: Progress:
- Contacted Aleksandar for VM access - Contacted Aleksandar for VM access
- Learned more about prefetch sidechannel - Learned more about prefetch sidechannel
- Only read TLB part not cache TODO: Only read TLB part not cache
# 02-14 # 02-14
Daily supervisor: idk yet? Dyon Daily supervisor: idk yet? Dyon
@ -28,5 +39,5 @@ Status: Just started middle of this week
Progress: Progress:
- Skimmed paper and read some important parts more in depth - Skimmed paper and read some important parts more in depth
- Intel CPU required (?) - Intel CPU required (?)
- contact for hardware: Marković, A. (Aleksandar) <a.markovic@vu.nl> TODO: contact for hardware: Marković, A. (Aleksandar) <a.markovic@vu.nl>
- probably VM enough? check that TODO: probably VM enough? check that